Unpublished conference/Abstract (Scientific congresses, symposiums and conference proceedings)
Exploiting Transistor-Level Reconfiguration to Optimize Combinational Circuits on the Example of a Conditional Sum Adder
Raitza, Michael; Kumar, Akash; Volp, Marcus et al.
2017Design, Automation and Test in Europe (DATE 2017)
 

Files


Full Text
sinw-adder.pdf
Publisher postprint (1.2 MB)
Download

All documents in ORBilu are protected by a user license.

Send to



Details



Keywords :
reconfigurable transistor; silicon nanowire transistor; RFET; TIGFET; FET; conditional sum adder; conditional carry adder; reconfigurable circuit; reconfiguration
Abstract :
[en] Silicon nanowire reconfigurable field effect transistors (SiNW RFETs) abolish the physical separation of n-type and p-type transistors by taking up both roles in a configurable way within a doping-free technology. However, the potential of transistor-level reconfigurability has not been demonstrated in larger circuits, so far. In this paper, we present first steps to a new compact and efficient design of combinational circuits by employing transistor-level reconfiguration. We contribute new basic gates realized with silicon nanowires, such as 2/3-XOR and MUX gates. Exemplifying our approach with 4-bit, 8-bit and 16-bit conditional carry adders, we were able to reduce the number of transistors to almost one half. With our current case study we show that SiNW technology can reduce the required chip area by 16 %, despite larger size of the individual transistor, and improve circuit speed by 26 %.
Research center :
Technische Universität Dresden, Dresden, Germany; SnT - University of Luxembourg, Luxembourg; Namlab gGmbH Dresden, Germany
Disciplines :
Computer science
Author, co-author :
Raitza, Michael
Kumar, Akash
Volp, Marcus  ;  University of Luxembourg > Interdisciplinary Centre for Security, Reliability and Trust (SNT)
Walter, Dennis
Trommer, Jens
Mikolajick, Thomas
Weber, Walter M.
External co-authors :
yes
Language :
English
Title :
Exploiting Transistor-Level Reconfiguration to Optimize Combinational Circuits on the Example of a Conditional Sum Adder
Publication date :
March 2017
Number of pages :
6
Event name :
Design, Automation and Test in Europe (DATE 2017)
Event place :
Lausanne, Switzerland
Event date :
27 - 31 March 2017
Audience :
International
Available on ORBilu :
since 08 December 2016

Statistics


Number of views
284 (12 by Unilu)
Number of downloads
420 (9 by Unilu)

WoS citations
 
38

Bibliography


Similar publications



Contact ORBilu