Self-Protection Circuits Against Radiation-Induced Faults in a Network on Chip

DA COSTA, Gelmar Luiz; BHATTACHARYA, Aditya; GRACZYK, Rafal; VÖLP, Marcus

doi:10.2514/6.2025-4130

Request a copy

Article (Scientific journals)

Self-Protection Circuits Against Radiation-Induced Faults in a Network on Chip

DA COSTA, Gelmar Luiz; BHATTACHARYA, Aditya; GRACZYK, Rafal et al.

2025 • In AIAA Journal

Peer Reviewed verified by ORBi

Permalink
https://hdl.handle.net/10993/65897

DOI
10.2514/6.2025-4130

Files (1)Send to Details Statistics Bibliography Similar publications

Files

Full Text

Self_protection_circuits_against_radiation_induced_faults_in_a_Network_on_chip__ASCEND_ (1).pdf

Publisher postprint (719.3 kB)

Creative Commons License - Attribution, ShareAlike

Request a copy

All documents in ORBilu are protected by a user license.

Send to

RIS BibTex APA Chicago Permalink X Linkedin

Details

Keywords :

FPGA; radiation; cybersecurity; NoC

Abstract :

[en] This work presents a system capable of proactively removing radiation-induced failures. We tested our solution with two levels of hybridization described in hardware and simulated in a Field Programmable Gate Array (FPGA) and tested it on a large scale with the software-level simulator booksim. We found it possible to extend the lifetime of network-on-a-chip (NoC) components in radiative environments, while adjusting to different radiation levels. With our solution, we can increase the resilience to failures of satellites and ground based critical systems and pave the way for future high-performance, high-resilience data servers in space. Specifically, radiation resilient NoCs will enable scalability with low power consumption and low area utilization, and, when utilized as chiplet interconnects, low costs

Research center :

Interdisciplinary Centre for Security, Reliability and Trust (SnT) > CritiX - Critical and Extreme Security and Dependability

Precision for document type :

Review article

Disciplines :

Computer science

Author, co-author :

DA COSTA, Gelmar Luiz ; University of Luxembourg > Interdisciplinary Centre for Security, Reliability and Trust (SNT) > CritiX

BHATTACHARYA, Aditya ; University of Luxembourg > Interdisciplinary Centre for Security, Reliability and Trust (SNT) > CritiX

GRACZYK, Rafal ; University of Luxembourg > Interdisciplinary Centre for Security, Reliability and Trust > CritiX > Team Marcus VOLP

VÖLP, Marcus ; University of Luxembourg > Interdisciplinary Centre for Security, Reliability and Trust (SNT) > CritiX

External co-authors :

Language :

English

Title :

Self-Protection Circuits Against Radiation-Induced Faults in a Network on Chip

Publication date :

16 July 2025

Journal title :

AIAA Journal

ISSN :

0001-1452

eISSN :

1533-385X

Publisher :

American Institute of Aeronautics and Astronautics, Washington, United States - District of Columbia

Peer reviewed :

Peer Reviewed verified by ORBi

Focus Area :

Computational Sciences

Development Goals :

9. Industry, innovation and infrastructure

Additional URL :

https://arc.aiaa.org/doi/pdf/10.2514/6.2025-4130

European Projects :

H2020 - 101008126 - RADNEXT - RADiation facility Network for the EXploration of effects for indusTry and research

FnR Project :

FNR14689454 - HERA - Hypervisor-enforced Radiation Tolerance In Multi-core Socs For Space, 2020 (01/09/2021-31/08/2024) - Marcus Völp

Name of the research project :

U-AGR-7031 - C20/IS/14689454/HERA - VOLP Marcus

Funders :

FNR - Fonds National de la Recherche
European Union

Funding number :

C20/IS/14689454/HERA

Available on ORBilu :

since 26 September 2025

Statistics

Number of views

51 (5 by Unilu)

Number of downloads

0 (0 by Unilu)

More statistics

Scopus citations^®

Scopus citations^®
without self-citations

OpenCitations

OpenAlex citations

Bibliography

White, D., “Considerations Surrounding Single Event Effects in FPGAs, ASICs, and Processors,” 2011, pp. 113–128, 1–11.
Zhao, Q., Ichinomiya, Y., Amagasaki, M., Iida, M., and Sueyoshi, T., “A Novel Soft Error Detection and Correction Circuit for Embedded Reconfigurable Systems,” IEEE Embedded Systems Letters, Vol. 3, No. 3, 2011, pp. 89–92. https://doi.org/10.1109/LES.2011.2167213.
Verissimo, P. E., “Travelling through wormholes: A new look at distributed systems models,” SIGACT News, Vol. 37, No. 1, 2006, pp. 66–81.
Correia, M., Neves, N. F., and Verissimo, P., “Bft-to: Intrusion tolerance with less replicas,” The Computer Journal, Vol. 56, 2013, pp. 693–715.
Veronese, G. S., Correia, M., Bessani, A. N., Lung, L. C., and Verissimo, P., “Efficient Byzantine Fault-Tolerance,” IEEE Transactions on Computers, Vol. 62, No. 1, 2013, pp. 16–30. https://doi.org/10.1109/TC.2011.221, URL http://dx.doi.org/10.1109/TC.2011.221.
Gouveia, I. P., Völp, M., and Esteves-Verissimo, P., “Behind the last line of defense: Surviving SoC faults and intrusions,” Computers & Security, 2022. https://doi.org/10.1016/j.cose.2022.102920.
Sousa, P., Bessani, A. N., Correia, M., Neves, N. F., and Verissimo, P., “Resilient Intrusion Tolerance through Proactive and Reactive Recovery,” 13th Pacific Rim International Symposium on Dependable Computing (PRDC 2007), Melbourne, VIC, Australia, 2007, pp. 373–380. https://doi.org/10.1109/PRDC.2007.52.
Sousa, P., Bessani, A. N., Correia, M., Neves, N. F., and Verissimo, P., “Highly Available Intrusion-Tolerant Services with Proactive-Reactive Recovery,” IEEE Transactions on Parallel and Distributed Systems, Vol. 21, No. 4, 2010, pp. 452–465. https://doi.org/10.1109/TPDS.2009.83.
da Costa, G. L., Bhattacharya, A., Graczyk, R., Swakoń, J., Grzanka, L., and et al., “Assessment of Router Failures Under Proton Beam Radiation,” IEEE Radecs 2024. (RADiation Effects on Components and Systems), Maspalomas (SPAIN), Spain, 2024. 〈hal-04733984〉.
Graczyk, R., Völp, M., and Esteves-veríssimo, P., “RADIATION INDUCED FAULT SELF-PROTECTING CIRCUITS AND ARCHITECTURES,”, Dec. 7 2023. US Patent App. 18/269, 068.
Grecu, C., Anghel, L., Pande, P. P., Ivanov, A., and Saleh, R., “Essential Fault-Tolerance Metrics for NoC Infrastructures,” 13th IEEE International On-Line Testing Symposium (IOLTS 2007), 2007, pp. 37–42. https://doi.org/10.1109/IOLTS.2007.31.
Kamal Reddy, T. N., Swain, A. K., Singh, J. K., and Mahapatra, K. K., “Performance assessment of different Networkon-Chip topologies,” 2014 2nd International Conference on Devices, Circuits and Systems (ICDCS), 2014, pp. 1–5. https://doi.org/10.1109/ICDCSyst.2014.6926188.
Kumar, A., Sharma, P., Gupta, M., et al., “Machine Learning Based Resource Utilization and Pre-estimation for Network on Chip (NoC) Communication,” Wireless Personal Communications, Vol. 102, No. 4, 2018, pp. 2211–2231. https://doi.org/10.1007/s11277-018-5376-3.
Hu, W.-H., Lee, S. E., and Bagherzadeh, N., “DMesh: a diagonally-linked mesh network-on-chip architecture,” Network on Chip Architectures, Vol. 14, 2008.
Moriam, S., and Fettweis, G. P., “Fault Tolerant Deadlock-Free Adaptive Routing Algorithms for Hexagonal Networks-on-Chip,” 2016 Euromicro Conference on Digital System Design (DSD), 2016, pp. 131–137. https://doi.org/10.1109/DSD.2016.71.
Watanabe, N., and Watanabe, M., “Triple Modular Redundancy Logic Design from High-Level Hardware Description,” 2025 IEEE International Conference on Consumer Electronics (ICCE), 2025, pp. 1–6. https://doi.org/10.1109/ICCE63647.2025. 10930101.
Shooman, M. L., Reliability of Computer Systems and Networks: Fault Tolerance, Analysis, and Design, John Wiley and Sons, 2002.
Jiang, N., Becker, D., Michelogiannakis, G., Balfour, J., Towles, B., Kim, J., and Dally, W., “A detailed and flexible cycle-accurate Network-on-Chip simulator,” 2013, pp. 86–96. https://doi.org/10.1109/ISPASS.2013.6557149.