On-board computing; Dependability; System-on-a-Chip (SoC); Processor Design; Tiled Architecture; Space Systems
Abstract :
[en] Future space exploration and exploitation missions will require significantly increased autonomy of operation for mission planning, decision-making, and adaptive control techniques. Spacecrafts will integrate new processing and compression algorithms that are often augmented with machine learning and artificial intelligence capabilities. This functionality will have to be provided with high levels of robustness, reliability, and dependability for conducting missions successfully. High-reliability requirements for space-grade processors have led to trade-offs in terms of costs, energy efficiency, and performance to obtain robustness. However, while high-performance / low-robustness configurations are acceptable in the Earth's vicinity, where assets remain protected by the planet's magnetosphere, they cease to work in more demanding environments, like cis-lunar or deep space, where high-energy particles will affect modern components heavily, causing temporary or permanent damage and ultimately system failures. The above has led to a situation where state-of-the-art processing elements (processors, co-processors, memories, special purpose accelerators, and field-programmable-gate arrays (FPGAs), all possibly integrated into System-on-a-Chip (SoC) designs) are superior to their high reliability, space-qualified counterparts in terms of processing power or energy efficiency. For example, from modern, state-of-the-art (SOTA) devices, one can expect a 2-3 order-of-magnitude performance per Watts improvement over space-grade equipment. Likewise, one finds a gap of approximately nine technology nodes between devices, which translates into a factor 25 decrease in operations per Watts. In this paper, we demonstrate how to utilize part of this enormous performance advantage to increase the robustness and resilience of otherwise susceptible semiconductor devices while harnessing the remaining processing power to build affordable space systems capable of hosting the compute-intensive functionality that future space missions require. We are bridging this performance-reliability gap by researching the enabling building blocks for constructing reliable and secure, space-ready Systems-on-a-Chip from SOTA processing elements.
Disciplines :
Computer science
Author, co-author :
GRACZYK, Rafal ; University of Luxembourg > Interdisciplinary Centre for Security, Reliability and Trust (SNT) > CritiX
MEMON, Md Saad ; University of Luxembourg > Interdisciplinary Centre for Security, Reliability and Trust (SNT) > CritiX
VOLP, Marcus ; University of Luxembourg > Interdisciplinary Centre for Security, Reliability and Trust (SNT) > CritiX
External co-authors :
no
Language :
English
Title :
Methods for increasing the dependability of High-performance, Many-core, System-on-Chips
Publication date :
21 September 2022
Event name :
International Astronautical Congress
Event organizer :
International Astronautical Federation
Event place :
Paris, France
Event date :
from 18-09-2022 to 22-09-2022
Audience :
International
Main work title :
IAC 2022 congress proceedings, 73rd International Astronautical Congress (IAC)
Iturbe, Xabier, Didier Keymeulen, Patrick Yiu, Daniel Berisford, Robert Carlson, Kevin Hand, and Emre Ozer. "On the use of system-on-chip technology in next-generation instruments avionics for space exploration." In IFIP/IEEE International Conference on Very Large Scale Integration-System on a Chip, pp. 1-22. Springer, Cham, 2015.
Bokil, Harshad. "COTS Semiconductor Components for the New Space Industry." In 2020 4th IEEE Electron Devices Technology & Manufacturing Conference (EDTM), pp. 1-4. IEEE, 2020.
Budroweit, Jan, and Hagen Patscheider. "Risk assessment for the use of cots devices in space systems under consideration of radiation effects." Electronics 10, no. 9 (2021): 1008.
Sedlmayr, Hans-Juergen, Alexander Beyer, Klaus Jöhl, Klaus Kunze, M. Maier, and T. Obermeier. "COTS for Deep Space Missions." In Radiation Effects on Integrated Circuits and Systems for Space Applications, pp. 381-401. Springer, Cham, 2019.
Asmussen, Nils, Marcus Völp, Benedikt Nöthen, Hermann Härtig, and Gerhard Fettweis. "M3: A hardware/operating-system co-design to tame heterogeneous many cores." In Proceedings of the Twenty-First International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 189-203. 2016.
Sousa, P., Bessani, A. N., Correia, M., Neves, N. F., & Verissimo, P. (2007, December). Resilient intrusion tolerance through proactive and reactive recovery. In 13th Pacific Rim International Symposium on Dependable Computing (PRDC 2007) (pp. 373-380). IEEE.
LEON3FT Microcontroller GR716A. Cobham Gaisler AB, September 2021. https://www.gaisler.com/doc/gr716/gr716-ds-um.pdf
IPC-THAG. Rep. Technical Dossier on Avionics Embedded Systems. European Space Agency, October 15, 2020.
Avizienis, Algirdas, J. Laprie and Brian Randell. "Dependability and its threats - A taxonomy." IFIP Congress Topical Sessions (2004).
Adell, P., G. Allen, C. Asbury, C. Barnes, Rob Davies, S. Guertin, F. Irom, W. Parler, and L. Scheick. Guideline for the selection of COTS electronic parts in radiation environments. Pasadena, CA: Jet Propulsion Laboratory, National Aeronautics and Space Administration, 2019, 2019.
Paulitsch, Michael, and Wilfried Steiner. "Fault-tolerant clock synchronization for embedded distributed multi-cluster systems." In 15th Euromicro Conference on Real-Time Systems, 2003. Proceedings., pp. 249-256. IEEE, 2003.
Swartwout, Michael, and Clay Jayne. "University-class spacecraft by the numbers: success, failure, debris.(but mostly success.)." (2016).