Paper published in a book (Scientific congresses, symposiums and conference proceedings)
Optimized Implementation of SHA-512 for 16-bit MSP430 Microcontrollers
Franck, Christian; Groszschädl, Johann
2021In Ryan, Peter Y A; Toma, Cristian (Eds.) Innovative Security Solutions for Information Technology and Communications 14th International Conference, SECITC 2021, Virtual Event, November 25-26, 2021, Revised Selected Papers
Peer reviewed
 

Files


Full Text
SecITC2021.pdf
Author postprint (410.37 kB)
Download

All documents in ORBilu are protected by a user license.

Send to



Details



Keywords :
IoT Security; Lightweight Cryptography; Cryptographic Hash Function; MSP430 Architecture; Software Optimization
Abstract :
[en] The enormous growth of the Internet of Things (IoT) in the recent past has fueled a strong demand for lightweight implementations of cryptosystems, i.e. implementations that are efficient enough to run on resource-limited devices like sensor nodes. However, most of today's widely-used cryptographic algorithms, including the AES or the SHA2 family of hash functions, were already designed some 20 years ago and did not take efficiency in restricted environments into account. In this paper, we introduce implementation options and software optimization techniques to reduce the execution time of SHA-512 on 16-bit MSP430 microcontrollers. These optimizations include a novel register allocation strategy for the 512-bit hash state, a fast "on-the-fly" message schedule with low RAM footprint, special pointer arithmetic to avoid the need to copy state words, as well as instruction sequences for multi-bit rotation of 64-bit operands. Thanks to the combination of all these optimization techniques, our hand-written MSP430 Assembler code for the SHA-512 compression function reaches an execution time of roughly 40.6k cycles on an MSP430F1611 microcontroller. Hashing a message of 1000 bytes takes slightly below 338k clock cycles, which corresponds to a hash rate of about 338 cycles/byte. This execution time sets a new speed record for hashing with 256 bits of security on a 16-bit platform and improves the time needed by the fastest C implementations by a factor of 2.3. In addition, our implementation is extremely small in terms of code size (roughly 2.1k bytes) and has a RAM footprint of only 390 bytes.
Disciplines :
Computer science
Author, co-author :
Franck, Christian ;  University of Luxembourg > Faculty of Science, Technology and Medicine (FSTM) > Department of Computer Science (DCS)
Groszschädl, Johann ;  University of Luxembourg > Faculty of Science, Technology and Medicine (FSTM) > Department of Computer Science (DCS)
External co-authors :
no
Language :
English
Title :
Optimized Implementation of SHA-512 for 16-bit MSP430 Microcontrollers
Publication date :
November 2021
Event name :
14th International Conference on Security for Information Technology and Communications (SecITC 2021)
Event place :
Bucharest, Romania
Event date :
from 25-11-2021 to 26-11-2021
Audience :
International
Main work title :
Innovative Security Solutions for Information Technology and Communications 14th International Conference, SECITC 2021, Virtual Event, November 25-26, 2021, Revised Selected Papers
Editor :
Ryan, Peter Y A 
Toma, Cristian
Publisher :
Springer Verlag
ISBN/EAN :
978-3-031-17509-1
Collection name :
Lecture Notes in Computer Science, volume 13195
Pages :
86-97
Peer reviewed :
Peer reviewed
Focus Area :
Security, Reliability and Trust
Available on ORBilu :
since 20 January 2022

Statistics


Number of views
254 (22 by Unilu)
Number of downloads
130 (2 by Unilu)

Scopus citations®
 
0
Scopus citations®
without self-citations
0
OpenCitations
 
0

Bibliography


Similar publications



Contact ORBilu