Minimizing CPU Time Shortage Risks in Integrated Embedded Software

Reference : Minimizing CPU Time Shortage Risks in Integrated Embedded Software


	Document type :	Scientific congresses, symposiums and conference proceedings : Paper published in a book
	Discipline(s) :	Engineering, computing & technology : Computer science
	To cite this reference:	http://hdl.handle.net/10993/4434

Title :	Minimizing CPU Time Shortage Risks in Integrated Embedded Software
Language :	English
Author, co-author :	Nejati, Shiva [University of Luxembourg > Interdisciplinary Centre for Security, Reliability and Trust (SNT) > >]
	Adedjouma, Morayo [University of Luxembourg > Interdisciplinary Centre for Security, Reliability and Trust (SNT) > >]
	Briand, Lionel [University of Luxembourg > Interdisciplinary Centre for Security, Reliability and Trust (SNT) > > ; University of Luxembourg > Faculty of Science, Technology and Communication (FSTC) > Computer Science and Communications Research Unit (CSC)]
	Hellebaut, Jonathan [Delphi Automotive Systems, Luxembourg]
	Begey, Julien [Delphi Automotive Systems, Luxembourg]
	Clement, Yves [Delphi Automotive Systems, Luxembourg]
Publication date :	2013
Main document title :	28th IEEE/ACM International Conference on Automated Software Engineering
Peer reviewed :	Yes
On invitation :	Yes
Audience :	International
Event name :	28th IEEE/ACM International Conference on Automated Software Engineering
Event date :	November 11 - 15, 2013
Event place (city) :	Silicon Valley
Event country :	US
Research centres :	Interdisciplinary Centre for Security, Reliability and Trust (SnT) > Software Verification and Validation Lab (SVV Lab)
Permalink :	http://hdl.handle.net/10993/4434

File(s) associated to this reference

Fulltext file(s):

	File	Commentary	Version	Size	Access
Limited access	paper.pdf		Publisher postprint	728.75 kB	Request a copy

All documents in ORBi^lu are protected by a user license.