Article (Périodiques scientifiques)
Uncertainty-aware Specification and Analysis for Hardware-in-the-Loop Testing of Cyber Physical Systems
SHIN, Seung Yeob; CHAOUCH, Karim; NEJATI, Shiva et al.
2021In Journal of Systems and Software
Peer reviewed vérifié par ORBi
 

Documents


Texte intégral
journal.pdf
Postprint Auteur (2.59 MB)
Télécharger

Tous les documents dans ORBilu sont protégés par une licence d'utilisation.

Envoyer vers



Détails



Mots-clés :
Test Case Specification and Analysis; Cyber Physical Systems; UML Profile; Simulation; Model Checking; Machine Learning
Résumé :
[en] Hardware-in-the-loop (HiL) testing is important for developing cyber physical systems (CPS). HiL test cases manipulate hardware, are time-consuming and their behaviors are impacted by the uncertainties in the CPS environment. To mitigate the risks associated with HiL testing, engineers have to ensure that (1) test cases are well-behaved, e.g., they do not damage hardware, and (2) test cases can execute within a time budget. Leveraging the UML profile mechanism, we develop a domain-specific language, HITECS, for HiL test case specification. Using HITECS, we provide uncertainty-aware analysis methods to check the well-behavedness of HiL test cases. In addition, we provide a method to estimate the execution times of HiL test cases before the actual HiL testing. We apply HITECS to an industrial case study from the satellite domain. Our results show that: (1) HITECS helps engineers define more effective assertions to check HiL test cases, compared to the assertions defined without any systematic guidance; (2) HITECS verifies in practical time that HiL test cases are well-behaved; (3) HITECS is able to resolve uncertain parameters of HiL test cases by synthesizing conditions under which test cases are guaranteed to be well-behaved; and (4) HITECS accurately estimates HiL test case execution times.
Centre de recherche :
Interdisciplinary Centre for Security, Reliability and Trust (SnT) > Software Verification and Validation Lab (SVV Lab)
Disciplines :
Sciences informatiques
Auteur, co-auteur :
SHIN, Seung Yeob  ;  University of Luxembourg > Interdisciplinary Centre for Security, Reliability and Trust (SNT)
CHAOUCH, Karim ;  University of Luxembourg > Interdisciplinary Centre for Security, Reliability and Trust (SNT)
NEJATI, Shiva ;  University of Luxembourg > Interdisciplinary Centre for Security, Reliability and Trust (SNT)
SABETZADEH, Mehrdad ;  University of Luxembourg > Interdisciplinary Centre for Security, Reliability and Trust (SNT)
BRIAND, Lionel ;  University of Luxembourg > Interdisciplinary Centre for Security, Reliability and Trust (SNT)
Zimmer, Frank
Co-auteurs externes :
yes
Langue du document :
Anglais
Titre :
Uncertainty-aware Specification and Analysis for Hardware-in-the-Loop Testing of Cyber Physical Systems
Date de publication/diffusion :
2021
Titre du périodique :
Journal of Systems and Software
ISSN :
0164-1212
eISSN :
1873-1228
Maison d'édition :
Elsevier, Pays-Bas
Peer reviewed :
Peer reviewed vérifié par ORBi
Focus Area :
Security, Reliability and Trust
URL complémentaire :
Projet européen :
H2020 - 694277 - TUNE - Testing the Untestable: Model Testing of Complex Software-Intensive Systems
Projet FnR :
FNR11270448 - Model-based Simulation Of Integrated Software Systems, 2016 (01/01/2017-31/12/2019) - Lionel Briand
Organisme subsidiant :
CE - Commission Européenne
FNR - Fonds National de la Recherche
Disponible sur ORBilu :
depuis le 31 août 2020

Statistiques


Nombre de vues
716 (dont 86 Unilu)
Nombre de téléchargements
331 (dont 19 Unilu)

citations Scopus®
 
7
citations Scopus®
sans auto-citations
5
OpenCitations
 
12
citations OpenAlex
 
17
citations WoS
 
6

Bibliographie


Publications similaires



Contacter ORBilu