Paper published in a book (Scientific congresses, symposiums and conference proceedings)
Micro-architectural Power Simulator for Leakage Assessment of Cryptographic Software on ARM Cortex-M3 Processors
LE CORRE, Yann; GROSZSCHÄDL, Johann; DINU, Dumitru-Daniel
2018In Fan, Junfeng; Gierlichs, Benedikt (Eds.) Constructive Side-Channel Analysis and Secure Design - 9th International Workshop, COSADE 2018, Singapore, April 23-24, 2018, Proceedings
Peer reviewed
 

Files


Full Text
2017-1253.pdf
Publisher postprint (1.24 MB)
Download

All documents in ORBilu are protected by a user license.

Send to



Details



Keywords :
side-channel attacks; ARM Cortex M3; simulation
Abstract :
[en] Masking is a common technique to protect software implementations of symmetric cryptographic algorithms against Differential Power Analysis (DPA) attacks. The development of a properly masked version of a block cipher is an incremental and time-consuming process since each iteration of the development cycle involves a costly leakage assessment. To achieve a high level of DPA resistance, the architecture-specific leakage properties of the target processor need to be taken into account. However, for most embedded processors, a detailed description of these leakage properties is lacking and often not even the HDL model of the micro-architecture is openly available. Recent research has shown that power simulators for leakage assessment can significantly speed up the development process. Unfortunately, few such simulators exist and even fewer take target-specific leakages into account. To fill this gap, we present MAPS, a micro-architectural power simulator for the M3 series of ARM Cortex processors, one of today’s most widely-used embedded platforms. MAPS is fast, easy to use, and able to model the Cortex-M3 pipeline leakages, in particular the leakage introduced by the pipeline registers. The M3 leakage properties are inferred from its HDL source code, and therefore MAPS does not need a complicated and expensive profiling phase. Taking first-order masked Assembler implementations of the lightweight cipher Simon as example, we study how the pipeline leakages manifest and discuss some guidelines on how to avoid them.
Disciplines :
Computer science
Author, co-author :
LE CORRE, Yann ;  University of Luxembourg > Faculty of Science, Technology and Communication (FSTC) > Computer Science and Communications Research Unit (CSC)
GROSZSCHÄDL, Johann ;  University of Luxembourg > Faculty of Science, Technology and Communication (FSTC) > Computer Science and Communications Research Unit (CSC)
DINU, Dumitru-Daniel ;  University of Luxembourg > Interdisciplinary Centre for Security, Reliability and Trust (SNT)
External co-authors :
no
Language :
English
Title :
Micro-architectural Power Simulator for Leakage Assessment of Cryptographic Software on ARM Cortex-M3 Processors
Publication date :
April 2018
Event name :
Constructive Side-Channel Analysis and Secure Design - 9th International Workshop, COSADE 2018
Event place :
Singapore, Singapore
Event date :
from 23-04-2018 to 24-04-2018
Audience :
International
Main work title :
Constructive Side-Channel Analysis and Secure Design - 9th International Workshop, COSADE 2018, Singapore, April 23-24, 2018, Proceedings
Author, co-author :
Fan, Junfeng
Gierlichs, Benedikt
Publisher :
Springer
ISBN/EAN :
978-3-319-89640-3
Collection name :
Lecture Notes in Computer Science 10815
Pages :
82-98
Peer reviewed :
Peer reviewed
Focus Area :
Security, Reliability and Trust
Additional URL :
Available on ORBilu :
since 15 December 2018

Statistics


Number of views
207 (8 by Unilu)
Number of downloads
216 (1 by Unilu)

Scopus citations®
 
24
Scopus citations®
without self-citations
23
OpenCitations
 
14
OpenAlex citations
 
32

Bibliography


Similar publications



Contact ORBilu