References of "Raitza, Michael"
     in
Bookmark and Share    
Full Text
Peer Reviewed
See detailExploiting Transistor-Level Reconfiguration to Optimize Combinational Circuits on the Example of a Conditional Sum Adder
Raitza, Michael; Kumar, Akash; Volp, Marcus UL et al

Scientific Conference (2017, March)

Silicon nanowire reconfigurable field effect transistors (SiNW RFETs) abolish the physical separation of n-type and p-type transistors by taking up both roles in a configurable way within a doping-free ... [more ▼]

Silicon nanowire reconfigurable field effect transistors (SiNW RFETs) abolish the physical separation of n-type and p-type transistors by taking up both roles in a configurable way within a doping-free technology. However, the potential of transistor-level reconfigurability has not been demonstrated in larger circuits, so far. In this paper, we present first steps to a new compact and efficient design of combinational circuits by employing transistor-level reconfiguration. We contribute new basic gates realized with silicon nanowires, such as 2/3-XOR and MUX gates. Exemplifying our approach with 4-bit, 8-bit and 16-bit conditional carry adders, we were able to reduce the number of transistors to almost one half. With our current case study we show that SiNW technology can reduce the required chip area by 16 %, despite larger size of the individual transistor, and improve circuit speed by 26 %. [less ▲]

Detailed reference viewed: 280 (11 UL)
Full Text
Peer Reviewed
See detailThe Orchestration Stack: The Impossible Task of Designing Software for Unknown Future Post-CMOS Hardware
Volp, Marcus UL; Klüppelholz, Sascha; Castrillon, Jeronimo et al

Scientific Conference (2016, November 14)

Future systems based on post-CMOS technologies will be wildly heterogeneous, with properties largely unknown today. This paper presents our design of a new hardware/software stack to address the challenge ... [more ▼]

Future systems based on post-CMOS technologies will be wildly heterogeneous, with properties largely unknown today. This paper presents our design of a new hardware/software stack to address the challenge of preparing software development for such systems. It combines well-understood technologies from different areas, e.g., network-on-chips, capability operating systems, flexible programming models and model checking. We describe our approach and provide details on key technologies. [less ▲]

Detailed reference viewed: 203 (13 UL)