Chapter 1

² The FEniCS Project on AWS Graviton3

³ M. Habera and J. S. Hale

Abstract ARM architecture central processing units are increasingly prevalent in high performance computers due to their energy efficiency, scalability and costeffectiveness. The overall goal of this study is to evaluate the suitability of ARMbased cloud computing instances for executing finite element computations. Specifically, we show performance results executing the FEniCS Project finite element software on Amazon Web Services (AWS) c7g and c7gn instances with Graviton3 processors. These processors support ARMv8.4-A instruction set with Scalable Vec-10 tor Extensions (SVE) for Single Instruction Multiple Data operations and the Elastic 11 Fabric Adaptor for communications between instances. Both clang 18 and GCC 12 13 compilers successfully generated optimized code using SVE instructions which 13 ensures that users can achieve optimized performance without extensive manual 14 tuning. Testing a distributed memory parallel DOLFINx Poisson solver with up 15 to 512 Message Passing Interface processes, we found that the performance and 16 scalability of the AWS instances are comparable to a dedicated AMD EPYC Rome 17 cluster installed at the University of Luxembourg. These findings demonstrate that 18 ARM-based cloud computing instances, exemplified by AWS Graviton3, can be 19 competitive for distributed memory parallel finite element analysis. 20

21 Introduction

- ²² The FEniCS Project (Alnæs et al., 2015; Baratta et al., 2023b) has been used to write
- ²³ finite element solvers for problems arising in fields that involve the solution of partial

M. Habera e-mail: michal.habera@rafinex.com

Rafinex SARL, Luxembourg and Institute of Computational Engineering, Department of Engineering, Faculty of Science, Technology and Medicine, University of Luxembourg, Luxembourg, J. S. Hale e-mail: jack.hale@uni.lu

Institute of Computational Engineering, Department of Engineering, Faculty of Science, Technology and Medicine, University of Luxembourg, Luxembourg.

differential equations (PDEs), including mathematics, biology, physics, engineering,
 geophysics and mechanics.

²⁶ Exploring ARM-based processors and cloud computing instances for executing FEn-

²⁷ iCS Project-based solvers is worthwhile due to ARMs potential advantages in cost-

effectiveness, energy efficiency and scalability with respect to x86-64-based ma-

²⁹ chines Simakov et al. (2023); Suárez et al. (2024). Examples of adoption of ARM

³⁰ in the HPC space include the Isambard project (Isambard 3, NVIDIA Grace, (BCS)

2025)), Mont-Blanc project (Phase 3, Cavium Thunder X2, (Rajovic et al. 2016)),

³² Fugaku supercomputer (Fujitsu A64FX, (Fujitsu 2024)) and Astra supercomputer

(Cavium Thunder X2, (Sandia 2018)). The publically available cloud services with
 ARM instances include Amazon Web Services (AWS) (Graviton3 CPU based on

ARM instances include Amazon Web Services (AWS) (Graviton3 CPU based on Neoverse V1 and Graviton4 CPU with Neoverse V2), Google Cloud (Axion CPU

based on Neoverse V2, (Google, 2025)) and Microsoft Azure (Azure Cobalt 100

³⁷ based on Neoverse N2, (Microsoft, 2024)).

38 AWS Graviton3-based instances aim to provide cost effective compute resources for

³⁹ scientific computing and machine-learning applications by including both Scalable

⁴⁰ Vector Extension (SVE) instructions for Single Instruction Multiple Data (SIMD)

41 parallelism and the Elastic Fabric Adaptor (EFA) interconnect for high-bandwidth

low-latency communication between instances. This makes the AWS cloud offering
 particularly appealing for executing scientific computing codes, like the FEniCS

44 Project.

⁴⁵ A key technology in the FEniCS Project is the use of automatic code genera-⁴⁶ tion (compilation). The user expresses their finite element problem in the Unified

Form Language (UFL) (Alnæs et al.) [2014) and then the FEniCSx Form Compiler

48 (FFCx) (Kirby and Logg 2006) compiles the UFL description of the problem into a

⁴⁹ low-level C kernel for computing the cell-local finite element tensor.

⁵⁰ One aspect of good performance of a compute-bound kernel is ensuring the assembly

⁵¹ code of the compiled kernel contains calls to Single Instruction Multiple Data ⁵² (SIMD) operations. SIMD operations can apply the same operation to multiple data

(SIMD) operations. SIMD operations can apply the same operation to multiple data
 items in a single CPU clock cycle. For a recent overview of SIMD programming

54 strategies see e.g. (Rocke, 2023). The current strategy of FFCx with respect to

⁵⁵ SIMD is to ensure that its kernels are amenable to the compiler applying automatic

⁵⁶ vectorisation, a process that automatically converts a scalar program into a vectorised

⁵⁷ equivalent that uses SIMD operations.

⁵⁸ Consequently for users to achieve good performance when using FEniCSx on Gravi-

59 ton3 it is important to verify that the latest compilers do automatically emit SVE

60 and/or Neon SIMD instructions when compiling the generated C finite element

⁶¹ kernels and that these kernels achieve reasonable runtime performance.

⁶² In addition to SIMD parallelisation at the kernel level, DOLFINx, the finite ele-

ment problem solving environment of the FEniCS Project, also supports distributed

⁶⁴ memory parallel assembly of global finite element data structures (sparse matrices

and vectors) using the Message Passing Interface (MPI), for full details see Baratta

et al. (2023b). For user's to run large-scale DOLFINx simulations on AWS it is

- necessary to verify that the EFA interconnect provides sufficient performance for
 parallel scalability.
- ⁶⁹ In summary, the contribution of this chapter is to examine both SIMD performance
- ⁷⁰ and multi-node parallel scaling of the FEniCS Project software on Amazon's Graviton3 based instances.

72 Methodology and Results

73 Systems

- AWS c7g and c7gn instances are compared to Aion computing instances available at
- ⁷⁵ the University of Luxembourg HPC facilities (Varrette et al., 2022). These instances

⁷⁶ have different hardware configuration, see Table 1.1 for full details.

- 77 The FEniCS Project components are written in a mixture of Python, modern-style
- 78 C++20 and Standard C17. The Python interface is a wrapper around the core data
- ⁷⁹ structures and computationally intensive algorithms written in C and C++.

	Aion node	AWS c7g instance	
Processor	2 x (AMD Epyc ROME 7H12, 64 cores @ 2.6 GHz)	1 x (Graviton3, 64 cores @ 2.6 GHz)	
Architecture	x86_64, Zen 2 (AVX2)	ARMv8.4-A, Neoverse V1 (SVE)	
Memory	256 GB DDR4 3200 MT/s = 25.6 GB/s 8 NUMA nodes	128 GB DDR5 4800 MT/s = 38.4 GB/s Unified Memory Access (no NUMA)	
Total mem. bandwidth	2 x 200 GB/s	1 x 300 GB/s	

Table 1.1: Configuration of the Aion nodes (University of Luxembourg HPC) and AWS c7g (Amazon) instances. The c7gn instance used in the Poisson weak scaling test has the same hardware as c7g with the addition of a 200 GB s^{-1} interconnect between instances for MPI-based communication.

80 Memory bandwidth

- 81 Low-order finite element methods are typically memory bandwidth constrained as
- the time taken to load and store data from main memory (e.g. the mesh geometry)
- dominates the time taken to perform the arithmetic operations to compute the fi-

nite element cell tensor. Understanding the memory bandwidth characteristics of a 84 processor is therefore important for ensuring optimal performance. 85

STREAM (McCalpin, 1995, 1991-2007) is the industry standard benchmark for mea-86 suring sustained memory bandwidth performance. They estimate memory bandwidth 87

from memory intense operations (copy, scale, add) on large contiguous arrays. 88

In Figure 1.1 results for the copy operation for single-node benchmark are shown. 89

For the single-node benchmark 80 % of the theoretical peak memory bandwidth of 90

 400 GB s^{-1} for Aion and 300 GB s^{-1} for AWS c7g is reached. This is considered a 91

reasonable outcome of the STREAM benchmark, (McCalpin, 2023). Bandwidth sat-92

uration is observed at around 20 % of the node utilisation. Both curves show different 93

characteristics of the saturation point due to different memory access configuration. 94 On the Aion instances there are 8 non-unified memory access (NUMA) nodes of 16

95

cores each, while AWS c7g instances are setup with unified memory access. 96



Fig. 1.1: Single-node STREAM benchmark. Theoretical peak bandwidth of each system show as dashed line.

Finite element kernels 97

In order to measure the performance of a standard FEniCS user finite element code 98 we used the Local Finite Element Operator Benchmarks repository (Baratta et al., 99 2023a). The benchmark measures execution time for local finite element kernel 100 generated by the FEniCS Form Compiler (FFCx) v0.9.0 (Kirby and Logg, 2006). 101 We generate a matrix-free three-dimensional Laplace kernel representing a finite 102 element discretisation of the action of Laplace operator A_{ij} with spatially varying 103 material property $\kappa(x)$ 104

1 The FEniCS Project on AWS Graviton3

$$v_i = A_{ij} w_j, \quad A_{ij} = \int_K \kappa J_{mk} J_{mn} \nabla_k \phi_i \nabla_n \phi_j |\det J| dx, \tag{1.1}$$

where *K* is a fixed reference tetrahedron, $w_j \in \mathbb{R}^n$ is a fixed, prescribed vector, *J* is a Jacobian transformation matrix and ϕ are finite element basis functions.

The generated kernel calculates a double precision vector $v_i \in \mathbb{R}^n$, where n = 4107 for first-order discretization (low-order) and n = 165 for eight-order discretization 108 (high-order). Low-order kernels are expected to be memory bandwidth limited, 109 while high-order kernels have higher arithmetic intensity. In addition, the matrix-110 free (operator action) version requires fewer load and store operations in comparison 111 to the assembly of a matrix, increasing the ratio of floating-point operations to 112 memory loads and stores. Consequently for the high-order kernels there is the scope 113 for significant performance increases if the compiler can automatically emit SIMD 114 operations. 115

116 Generated code structure

Compiler (loop) SIMD auto-vectorisation is usually performed for inner-most loops
 with compile-time known bounds. The analysis of FFCx autogenerated code is
 required to understand the potential and missed optimisations.





An abbreviated example of generated C code is shown in Code Listing [1.] Firstly,
 there are arrays defining finite element basis functions at quadrature points. These
 require no arithmetic operations. Computations independent of the quadrature loop
 contain more intense arithmetic operations (e.g. determinant of the Jacobian), but
 are executed only once. Non-affine geometry would require evaluation of geometric

quantities at each quadrature point, which would increase the arithmetic intensity 151 and yield more opportunities for vectorisation. 152

The most performance critical part of the code is contained in the quadrature loop 153 body. For the eight-order Laplace operator there is NUM_QUAD_POINTS = 214 and 154 NUM_DOFS = 165. There are two inner-most loops: coefficient evaluation and tensor 155

assignment. Both contain a set of multiply-add operations which are candidates for 156 automatic vectorisation via fused multiply-add operations in both SVE (Graviton3) 157

and AVX2 (AMD EPYC). 158

Experimental results 159

For the finite element kernel benchmarks we compiled the kernels with LLVM/clang 160 18.1.3 and GCC 13.2.0. Full details are given in Table 1.2 161

	Compiler	Aion	AWS c7g
Ofast, native, vectorized	GCC 13.2.0	-Ofast -march=znver2 -mtune=znver2	-Ofast -mcpu=neoverse-v1
	clang 18.1.3	-Ofast -march=znver2 -mtune=znver2	-Ofast -mcpu=neoverse-v1
Ofast, native, no vec.	GCC 13.2.0	-Ofast -march=znver2 -mtune=znver2 -fno-tree-vectorize	-Ofast -mcpu=neoverse-v1 -fno-tree-vectorize
	clang 18.1.3	-Ofast -march=znver2 -mtune=znver2 -fno-slp-vectorize -fno-vectorize	-Ofast -mcpu=neoverse-v1 -fno-slp-vectorize -fno-vectorize
O2, no vec.	GCC 13.2.0	-O2 -fno-tree-vectorize	-O2 -fno-tree-vectorize
	clang 18.1.3	-O2 -fno-slp-vectorize -fno-vectorize	-O2 -fno-slp-vectorize -fno-vectorize

Table 1.2: Compiler versions and compilation flags used for finite element kernel benchmarks.

Results for kernel benchmarks are shown in Figure 1.2 and Figure 1.3 Low-order 162

kernels (Figure 1.2) show no dependence on compiler vectorisation setup. On the 163

other hand, AWS c7g shows 1.3x speed-up over Aion which we attribute to higher 164

memory bandwidth for a single process. 165

High-order kernels (Figure 1.3), which are expected to benefit from SIMD operations, show a clear link between compiler settings and performance. Both clang and GCC auto-vectorisers perform well, producing a noticeable speed-up (>2x) in the most optimised setting. The vectorisation speed-up (>4x) is more significant with the Aion nodes.



Fig. 1.2: Low-order Laplace operator action assembly.



Fig. 1.3: High-order Laplace operator action assembly.

171 Optimisation reports (-Rpass=loop-vectorize for clang, -fopt-info-vec-optimized

¹⁷² for GCC) and the inspection of the generated assembly reveal that the low-order op-

erator action the compiler optimisation level -Ofast makes constant folding more

effective and pre-computes more operations at compile-time (e.g. partial sums of the

175 static constant arrays) (Godbolt, 2024e).

Habera and Hale

On Graviton3, both GCC and clang generate SVE FMLA instructions (Arm, 2024) 176 for both the coefficient evaluation and tensor assignment loops (Godbolt 2024bla). 177 FMLA, or Floating-point fused Multiply-Add, is a SIMD instruction that multiplies 178 two vectors stored in SVE registers and adds the result to a third vector. The coefficient 179 evaluation loop with no interdependencies between iterations is a perfect example for 180 compiler auto-vectorisation. Moreover, for coefficients of higher order discretization, 181 there is potential for exploiting wider SVE registers (up to 2048 bits). 182 An assembly excerpt for the coefficient evaluation is shown below. 183

184 ld1d {z0.d}, p0/z, [x7, x0, ls1 #3] 185 ld1d {z25.d}, p0/z, [x3, x0, lsl #3] 186

187 fmla z3.d, p0/m, z25.d, z0.d

faddv d1, p1, z1.d 188

As expected, there are two contiguous loads LD1D into two of the available SVE Z0-191 Z31 registers followed by a fused Multiply-Add instruction. The result is accumulated 192 into an SVE register Z3 which is then horizontally summed outside of the vectorised 193 loop (FADDV). Here P0 is a predicate register without any constraints on the available 194 elements. 195

On Aion, both GCC and clang vectorise both coefficient evaluation and tensor 196 assignment loops and rely on the VFMADD231PD instructions on the YMM registers, 197 i.e. vectorisation width of 4 doubles (Godbolt, 2024c). 198

Parallel scalability 199

Results for the parallel scalability were produced using performance test codes for 200 FEniCSx (Wells and Richardson 2023) built against DOLFINx 0.6.0 and PETSc 201 3.18 (Balay et al. 2023) with the Spack package manager setup to use GCC 12.2.0. 202 We setup Spack to use a version of OpenMPI provided by AWS which includes 203 the appropriate libfabric with native support for the EFA interconnect. Libfabric 204 is a network communication library that abstracts networking technologies from 205 fabric and hardware implementation, ensuring optimal data transfer across Amazon's 206 proprietary EFA interconnect. 207 The Poisson equation solver benchmark consists of the following measured steps:

208

1. Create mesh. Create a unit cube mesh and discretise using linear tetrahedral cells. 200

Partition the mesh with Parmetis 4.0.3 partitioner (Karypis and Kumar, 1998) 210 and distribute. 211

2. Assemble matrix. Execute the local Poisson equation kernel over the mesh and 212 assemble into a PETSc MATMPIAIJ (distributed compressed sparse row) matrix. 213

8

3. Solve linear system. Run Conjugate Gradient (CG) solver with a classical algebraic
 multigrid (BoomerAMG (Falgout and Yang, 2002)) preconditioner.

²¹⁶ Creating the mesh (including partitioning), assembling matrices and solving the ²¹⁷ resulting linear system are typically the most expensive steps in a finite element ²¹⁸ solve. They also contain significant parallel communication steps that can highlight ²¹⁹ issues in either the finite element solver, or the underlying MPI hardware/software ²²⁰ stack, leading to poor parallel scaling. Weak scaling results (constant workload of ²²¹ approx. 5×10^5 degrees-of-freedom per process) are shown in Figure 1.4 Both Aion ²²² and AWS c7gn show almost constant times for mesh creation (< 5% difference).

Matrix assembly is expected to have ideal weak parallel scalability due to the celllocal nature of the assembly loop and negligible amount of MPI communication during matrix finalisation. Aion and AWS c7gn show small increase in time (10-15 %) for 512 processes.

The time for the solve step increases by 40 % for 512 processes on AWS c7gn and by 27% on Aion. However, the number of Krylov iterations of the preconditioned CG 27% solver grows from 16 to 20 for 512 processes (25% increase) due to the inefficiency 280 of the algebraic multigrid preconditioner on an unstructured 3D mesh. Taking this 281 into account, the time per iteration is almost constant on Aion (< 5%) and a small

increase of 15 % on AWS c7gn is observed.

233 Conclusions

Benchmarks for memory bandwidth, local finite element kernels and parallel scala bility of Poisson solver were executed on Aion nodes and on AWS c7g(n) instances.

²³⁶ Memory bandwidth measured using STREAM MPI confirms higher memory trans-²³⁷ fer rate of AWS c7g(n), but a superior total bandwidth of 310 GB s^{-1} per Aion ²³⁸ node.

In terms of auto-vectorisation capabilities of GCC 13.2.0 and clang 18.1.3, both produced optimised instructions for the targeted microarchitectures (Zen 2 for Aion

and Neoverse V1 for AWS c7g). This observation was confirmed with performance

²⁴² benchmarks based on local finite element kernels for the Laplace operator.

The MPI-based distributed memory Poisson equation solver shows weak scaling with 15 % time per iteration increase for 512 processes on the c7gn-based cluster.

Results for the in-house University of Luxembourg Aion system are slightly superior

with almost constant (< 5% difference) time per iteration for 512 processes.

Based on our results, we conclude that AWS Graviton3 instances are a viable alter native for high-performance computing tasks using the FEniCS Project automated

²⁴⁹ finite element solver. These instances are likely to be particularly interesting for users

Habera and Hale



(a) Aion, 5×10^5 degrees-of-freedom per process, 25 % utilisation (32 processes per node).



(b) AWS c7gn, 5×10^5 degrees-of-freedom per process, 50 % utilisation (32 processes per node).

Fig. 1.4: Weak parallel scalability of the DOLFINx Poisson equation solver on Aion and AWS c7gn systems.

with infrequent or highly elastic large-scale computational demands Emeras et al.
 (2016).

²⁵² In future work we plan to work on other more complex problems (e.g. linear elastic-

ity) and performance benchmarks of direct solvers. Additionally, the latest generation

²⁵⁴ Graviton4 instances provide an improved Neoverse V2 instruction set, which has a

smaller SVE vector length of 128 bits, (Arm 2025), which warrants further investigation. 1 The FEniCS Project on AWS Graviton3

Supplementary material 257

Raw data and plotting scripts are archived at (Habera and Hale, 2025). 258

Acknowledgements This project has received compute resources from Amazon Web Services 259 (AWS) through the first and second collaborative University of Luxembourg and AWS Graviton3 260 call. The experiments presented in this paper were carried out using the HPC facilities of the 261

University of Luxembourg Varrette et al. (2022) - see https://hpc.uni.lu 262

This research was funded in whole, or in part, by the National Research Fund (FNR), grant reference 263

COAT/17205623. For the purpose of open access, and in fulfillment of the obligations arising from 264 the grant agreement, the author has applied a Creative Commons Attribution 4.0 International (CC 265

BY 4.0) license to any Author Accepted Manuscript version arising from this submission. 266

References 267

Alnæs MS, Blechta J, Hake JE, Johansson A, Kehlet B, Logg A, Richardson C, Ring J, Rognes 268 269 ME, Wells GN (2015) The FEniCS Project Version 1.5. Archive of Numerical Software 3, 270 doi:10.11588/ans.2015.100.20553

Alnæs MS, Logg A, Ølgaard KB, Rognes ME, Wells GN (2014) Unified Form Language: A 271 Domain-specific Language for Weak Formulations of Partial Differential Equations. ACM

- 272 Trans Math Softw 40(2):9:1-9:37, doi 10.1145/2566630, URL http://doi.acm.org/10. 273
- 1145/2566630 274

Arm (2024) Arm Architecture Reference Manual for A-profile architecture. https://developer. 275 arm.com/documentation/ddi0487/ka [Accessed 11-09-2024]

276 277

Arm (2025) Arm neoverse v2 core technical reference manual. https://developer.arm.com/

documentation/102375/latest/ [Accessed 11-01-2025] 278

279 Balay S, et al. (2023) PETSc Web page. URL https://petsc.org/

Baratta I, Richardson C, Dokken JS, Hermano A (2023a) Local Finite Element Operator Bench-280 marks. URL https://github.com/IgorBaratta/local_operator 281

Baratta IA, Dean JP, Dokken JS, Habera M, Hale JS, Richardson CN, Rognes ME, Scroggs 282 MW, Sime N, Wells GN (2023b) DOLFINx: The next generation FEniCS problem solving 283 environment. doi 10.5281/zenodo.10447666 284

BCS (2025) Specs - Bristol Centre for Supercomputing Documentation - docs.isambard.ac.uk. 285 https://docs.isambard.ac.uk/specs/, [Accessed 12-01-2025] 286

Emeras J, Varrette S, Bouvry P (2016) Amazon Elastic Compute Cloud (EC2) vs. In-House HPC 287 Platform: A Cost Analysis. In: 2016 IEEE 9th International Conference on Cloud Computing 288

(CLOUD), pp 284–293, doi 10.1109/CLOUD.2016.0046 URL https://ieeexplore.ieee. 289 org/document/7820283 290

Falgout RD, Yang UM (2002) hypre: A Library of High Performance Preconditioners. In: Sloot 291 PMA, Hoekstra AG, Tan CJK, Dongarra JJ (eds) Computational Science - ICCS 2002, no. 2331 292

in Lecture Notes in Computer Science, Springer Berlin Heidelberg, pp 632-641, doi 10.1007/3-293 540-47789-6_66 294

Fujitsu (2024) Supercomputer Fugaku retains first place worldwide in HPCG and Graph500 295

rankings — fujitsu.com. https://www.fujitsu.com/global/about/resources/news/ 296

press-releases/2024/1119-01.html [Accessed 10-01-2025] 297

Godbolt M (2024a) Compiler Explorer - (ARM64 gcc 13.2.0). https://godbolt.org/z/ 298 sxGo17Wq9. [Accessed 11-09-2024] 299

Godbolt M (2024b) Compiler Explorer - high-order (armv8-a clang 18.1.0). URL https:// 300 godbolt.org/z/WzYEefEGK [Accessed 11-09-2024] 301

Godbolt M (2024c) Compiler Explorer - high-order (x86-64 clang 18.1.0). https://godbolt. 302 org/z/fEz64zzWx [Accessed 11-09-2024] 303 Godbolt M (2024d) Compiler Explorer - high-order (x86-64 gcc 13.2). https://godbolt.org/ 304 z/aYeYcb6z1 [Accessed 11-09-2024] 305 Godbolt M (2024e) Compiler Explorer - low-order (armv8-a clang 18.1.0). https://godbolt. 306 org/z/4Mdbvndrf [Accessed 11-09-2024] 307 Google (2025) Arm VMs on Compute -Compute Engine Documentation - Google 308 309 Cloud — cloud.google.com. https://cloud.google.com/compute/docs/instances/ arm-on-compute, [Accessed 12-01-2025] 310 Habera M, Hale JS (2025) Supplementary material: The FEniCS Project on AWS Graviton3. 311 doi:10.5281/zenodo.13748404 312 Karypis G, Kumar V (1998) A fast and high quality multilevel scheme 313 for partitioning irregular graphs. SIAM Journal on Scientific Computing 20(1):359–392, doi:10.1137/s1064827595287997. URL http://dx.doi.org/10.1137/ 314 315 S1064827595287997 316 Kirby RC, Logg A (2006) A Compiler for Variational Forms. ACM Trans Math Softw 32(3):417-444, doi:10.1145/1163641.1163644 URL http://doi.acm.org/10. 317 318 1145/1163641.1163644 319 McCalpin JD (1991-2007) STREAM: Sustainable memory bandwidth in high performance com-320 puters. Tech. rep., University of Virginia, Charlottesville, Virginia, URL http://www.cs. 321 virginia.edu/stream/ 322 McCalpin JD (1995) Memory Bandwidth and Machine Balance in Current High Performance 323 324 Computers. IEEE Computer Society Technical Committee on Computer Architecture (TCCA) Newsletter pp 19-25 325 McCalpin JD (2023) The evolution of single-core bandwidth in multicore proces-326 sites.utexas.edu. https://sites.utexas.edu/jdm4372/2023/04/25/ 327 sors the-evolution-of-single-core-bandwidth-in-multicore-processors/ 328 [Accessed 10-01-20251 329 Microsoft (2024) Announcing the preview of new Azure VMs based on the 330 Azure Cobalt 100 processor -- Microsoft Community Hub -techcommu-331 nity.microsoft.com. https://techcommunity.microsoft.com/blog/azurecompute/ 332 announcing-the-preview-of-new-azure-vms-based-on-the-azure-cobalt-100-processor/ 333 4146353, [Accessed 12-01-2025] 334 Rajovic N, Rico A, Mantovani F, Ruiz D, Vilarrubi JO, Gomez C, Backes L, Nieto D, Servat H, 335 Martorell X, Labarta J, Ayguade E, Adeniyi-Jones C, Derradji S, Gloaguen H, Lanucara P, 336 Sanna N, Mehaut JF, Pouget K, Videau B, Boyer E, Allalen M, Auweter A, Brayford D, Tafani 337 D, Weinberg V, Brommel D, Halver R, Meinke JH, Beivide R, Benito M, Vallejo E, Valero 338 M, Ramirez A (2016) The mont-blanc prototype: An alternative approach for hpc systems. In: 339 SC16: International Conference for High Performance Computing, Networking, Storage and 340 Analysis, IEEE, p 444-455, doi 10.1109/sc.2016.37, URL http://dx.doi.org/10.1109/ 341 SC.2016.37 342 Rocke FJ (2023) Evaluation of C++ SIMD Libraries. Bachelor's thesis, Der Ludwig-Maximilians-343 344 Universität München, URL https://www.mnm-team.org/pub/Fopras/rock23/ Sandia NL (2018) Astra supercomputer at Sandia Labs is fastest Arm-based machine on TOP500 list 345 sandia.gov. https://www.sandia.gov/labnews/2018/11/21/astra-2/ [Accessed 346 10-01-20251 347 Simakov NA, Deleon RL, White JP, Jones MD, Furlani TR, Siegmann E, Harrison RJ (2023) 348 Are we ready for broader adoption of ARM in the HPC community: Performance and Energy 349 Efficiency Analysis of Benchmarks and Applications Executed on High-End ARM Systems. In: 350 Proceedings of the HPC Asia 2023 Workshops, Association for Computing Machinery, New 351 York, NY, USA, HPCAsia '23 Workshops, pp 78-86, doi 10.1145/3581576.3581618 352 Suárez D, Almeida F, Blanco V (2024) Comprehensive analysis of energy efficiency and per-353 formance of ARM and RISC-V SoCs. The Journal of Supercomputing 80(9):12771-12789, 354

doi 10.1007/s11227-024-05946-9

355

1 The FEniCS Project on AWS Graviton3

Varrette S, Cartiaux H, Peter S, Kieffer E, Valette T, Olloh A (2022) Management of an Academic HPC & Research Computing Facility: The ULHPC Experience 2.0. In: Proc. of the 6th ACM 356

357

High Performance Computing and Cluster Technologies Conf. (HPCCT 2022), Association for Computing Machinery (ACM), Fuzhou, China, doi 10.1145/3560442.3560445 358

359

Wells G, Richardson C (2023) Performance test codes for FEniCSx. URL https://github.com/ 360 FEniCS/performance-test 361