Reference : Micro-architectural Power Simulator for Leakage Assessment of Cryptographic Software ...
Scientific congresses, symposiums and conference proceedings : Paper published in a book
Engineering, computing & technology : Computer science
Security, Reliability and Trust
http://hdl.handle.net/10993/37783
Micro-architectural Power Simulator for Leakage Assessment of Cryptographic Software on ARM Cortex-M3 Processors
English
Le Corre, Yann mailto [University of Luxembourg > Faculty of Science, Technology and Communication (FSTC) > Computer Science and Communications Research Unit (CSC) >]
Groszschädl, Johann mailto [University of Luxembourg > Faculty of Science, Technology and Communication (FSTC) > Computer Science and Communications Research Unit (CSC) >]
Dinu, Dumitru-Daniel mailto [University of Luxembourg > Interdisciplinary Centre for Security, Reliability and Trust (SNT) > >]
Apr-2018
Constructive Side-Channel Analysis and Secure Design - 9th International Workshop, COSADE 2018, Singapore, April 23-24, 2018, Proceedings
Fan, Junfeng
Gierlichs, Benedikt
Springer
Lecture Notes in Computer Science 10815
82-98
Yes
No
International
978-3-319-89640-3
Constructive Side-Channel Analysis and Secure Design - 9th International Workshop, COSADE 2018
from 23-04-2018 to 24-04-2018
Singapore
Singapore
[en] side-channel attacks ; ARM Cortex M3 ; simulation
[en] Masking is a common technique to protect software implementations of symmetric cryptographic algorithms against Differential Power Analysis (DPA) attacks. The development of a properly masked version of a block cipher is an incremental and time-consuming process since each iteration of the development cycle involves a costly leakage assessment. To achieve a high level of DPA resistance, the architecture-specific leakage properties of the target processor need to be taken into account. However, for most embedded processors, a detailed description of these leakage properties is lacking and often not even the HDL model of the micro-architecture is openly available. Recent research has shown that power simulators for leakage assessment can significantly speed up the development process. Unfortunately, few such simulators exist and even fewer take target-specific leakages into account. To fill this gap, we present MAPS, a micro-architectural power simulator for the M3 series of ARM Cortex processors, one of today’s most widely-used embedded platforms. MAPS is fast, easy to use, and able to model the Cortex-M3 pipeline leakages, in particular the leakage introduced by the pipeline registers. The M3 leakage properties are inferred from its HDL source code, and therefore MAPS does not need a complicated and expensive profiling phase. Taking first-order masked Assembler implementations of the lightweight cipher Simon as example, we study how the pipeline leakages manifest and discuss some guidelines on how to avoid them.
Researchers ; Professionals ; Students
http://hdl.handle.net/10993/37783
10.1007/978-3-319-89641-0_5
https://ia.cr/2017/1253

File(s) associated to this reference

Fulltext file(s):

FileCommentaryVersionSizeAccess
Open access
2017-1253.pdfPublisher postprint1.21 MBView/Open

Bookmark and Share SFX Query

All documents in ORBilu are protected by a user license.